

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Viginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/046,103	11/01/2001	Paul D. Nuber	10011002-1	9982
7:	590 09/24/2003			
AGILENT TECHNOLOGIES, INC.			EXAMINER	
	ent, DL429 perty Administration		BENENSON, BORIS	
P.O. Box 7599 Loveland, CO	80537-0599		ART UNIT	PAPER NUMBER
20.0.4.4, 00 00007			2836	
		í	DATE MAILED: 09/24/2003	
)		

Please find below and/or attached an Office communication concerning this application or proceeding.

			R				
•		Application No.	Applicant(s)				
Office Action Summary		10/046,103	NUBER ET AL.				
		Examiner	Art Unit				
		Boris Benenson	2836				
Period f	The MAILING DATE of this communication apports or Reply	pears on the cover sheet with the c	correspondence address				
A SH THE	HORTENED STATUTORY PERIOD FOR REPLIMAILING DATE OF THIS COMMUNICATION. Pensions of time may be available under the provisions of 37 CFR 1.1						
- If the - If NO - Fail - Any	r SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a repl O period for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing led patent term adjustment. See 37 CFR 1.704(b).	will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1)⊠	<u> </u>						
2a) 🗌	·—	nis action is non-final.					
3) 🗌	Since this application is in condition for allow closed in accordance with the practice under tion of Claims						
•	Claim(s) <u>1-20</u> is/are pending in the application	า					
4)[2]							
5)[4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed.						
· · _	Claim(s) <u>1-20</u> is/are rejected.						
	Claim(s) <u>5 is/are objected to.</u> Claim(s) 5 is/are objected to.						
•	Claim(s) are subject to restriction and/o	or election requirement.					
, —	tion Papers	1					
9)[The specification is objected to by the Examine	er.					
10)⊠	The drawing(s) filed on <u>01 November 2001</u> is/a	re: a)⊠ accepted or b)□ objected	to by the Examiner.				
	Applicant may not request that any objection to the	e drawing(s) be held in abeyance. S	ee 37 CFR 1.85(a).				
11)	The proposed drawing correction filed on	_ is: a)☐ approved b)☐ disappro	oved by the Examiner.				
	If approved, corrected drawings are required in re	ply to this Office action.					
12)	The oath or declaration is objected to by the Ex	kaminer.					
Priority	under 35 U.S.C. §§ 119 and 120						
13)	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. § 119(a	a)-(d) or (f).				
a)	All b)☐ Some * c)☐ None of:						
	1. Certified copies of the priority document	ts have been received.					
	2. Certified copies of the priority document	ts have been received in Applicat	ion No				
*	3. Copies of the certified copies of the prior application from the International Buse the attached detailed Office action for a list	ıreau (PCT Rule 17.2(a)).					
	Acknowledgment is made of a claim for domest	•					
	a) The translation of the foreign language pro Acknowledgment is made of a claim for domes						
Attachme		. ,					
1) 🔯 Noti 2) 🔲 Noti	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)				
C Datest and	Trademark Office						

Art Unit: 2836

Claim Objections

1. Claim 5 is objected to because of the following informalities: "at least one N field effect transistors (PFET)" instead of (NFET).

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

- 2. Claims 6 and 15 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claims contain subject matter (bipolar junction transistor process technology), which was not described in the specification.
- 3. Claims 14 and 20 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claims contain subject matter, which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the

Art Unit: 2836

claimed invention. A "preselected" size for the protection diode in terms of area is not disclosed in the specification.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

- 4. Claim 1 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. It is not clear if a buffer having an input and buffers being protected are the same or separate. Is "a protection diode comprised by said buffer" a part of the buffer or a part of "an apparatus"?
- 5. Claims 4,5,7,9,13,17,19 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The term "at least partially dependent" in claims 4,5,7,9,13,17,19 is a relative term, which renders the claim indefinite. The term " at least partially dependent " is not defined by the claim, the specification does not provide a standard for ascertaining the requisite degree, and one of ordinary skill in the art would not be reasonably apprised of the scope of the invention.

Art Unit: 2836

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by applicant admitted Prior Art. The specification stated, "the inclusion of buffers along long lines is relatively common in ICs manufactured using current IC manufacturing processes" (Page 1, Lines 20-22). The specification also stated (Page 1, Lines 27-30): "One known solution to this problem is to fabricate diodes into the IC that are coupled to the lines at locations close to the buffers. The diode will pull enough of the charge off of the gate of the FET to prevent damage to the FET, and thus to the buffer."

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior

Application/Control Number: 10/046,103

Art Unit: 2836

art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

7. Claims 1-3,5,10-12 and 16 are rejected under 35 U.S.C.

103(a) as being unpatentable over Kleveland et al. (5,969,929)
in view of Sigal (5,910,730). Kleveland et al. disclose a
distributed ESD protection device for high speed integrated
circuits that comprises a buffer (Fig.2C, Pos.248) having input
and output, a protection diode (254) coupled to input of the
buffer, wherein the protection diode dissipates a part of an
electrostatic charge to the ground to prevent a damage of the
buffer.

Kleveland et al. didn't disclose the buffer's circuitry. Sigal teaches a non-inverting buffer (fig. 2b) formed by combining two logic inverters. Sigal teaches that each inverter "consists of a PFET (Fig.2a, Pos. 204) and an NFET (Pos. 208) connected in a common drain configuration between the positive power rail (Pos. 210), VDD and the negative power rail (Pos. 212), ground. The gate inputs of both transistors are tied together to form the inverter input (202). The signal at the output (206) is the logical complement of the signal at the input (202)" (Col.5, Line 63 - Col.6, Line 2). It would have been obvious to one of ordinary skill in the art at the time the invention to use Sigal's teachings when designing a non-inverting buffers

Art Unit: 2836

circuitry, because such buffer will help to reduce a delay on a line without changing the polarity of the input signal.

Referring to Claims 2,3,11 and 12, Kleveland et al. disclose inclusion of a protection diode into each element of the conductive signal line. I would have been obvious to one of ordinary skill in the art at the time the invention to protect each buffer and exclude such protection, if it had been determine to be unnecessary.

Referring to Claims 5 and 16 the buffer disclosed by Sigal meet all limitation of the Claims.

8. Claims 4,7,8,13,17 and 18 are rejected under 35
U.S.C. 103(a) as being unpatentable over Kleveland et al.
(5,969,929) in view of Sigal (5,910,730) as applied to claims 1
and 10 above, and further in view of Shiota (5,426,322).
Kleveland et al. (5,969,929) in view of Sigal (5,910,730)
disclose all the limitations of claims 1 and 10, but silent
about a size of the protection diode. Shoat teaches, "the
actual protection by a diode ... is dependent on the size of
protection diode, with larger diodes capable of absorbing larger
amounts of charge" (Col.4, Lines 29-32). It would have been
obvious to one of ordinary skill in the art at the time the
invention that parameters of a gate area of the transistor gates
of the buffer and dimensions of the conductive signal line to

Art Unit: 2836

which the buffer input is connected will define overall charge from which an IC should be protected and teachings of Shiota should be taken in a consideration so parameters of the protection diode for the circuitry disclosed by Kleveland et al. (5,969,929) in view of Sigal (5,910,730) will at least partially depend on dimensions of the conductive signal line and gate area of transistors, because only proper size of the protection diode will protect the IC from possible ESD inflicted damage.

Contact information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Boris Benenson whose telephone number is (703) 305-6917. The examiner can normally be reached on M-F (8:20-6:00) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (703) 308-3119. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Boris Benenson Examiner

Art Unit: 2836

Art Unit 2836

B.B.